In this paper, we defined a new FSM model that based on the synchronous behavior and symbolic representation technique. The algorithm to elaborate the modelfiom the VHDL description of synchronous circuits is presented. By eliminating the unnesessary transition function, our model has much less states than Deharbe's mixed ntodel[l/. The exprimental results demonstrate the model trnd modeling method can make symbolic model checking more practical.
Introduction
Interest in formal verification techniques for hardware designs has been growing recently years. The most effective and successful formal techniques is model checking 121, which converts the circuit to a FSM model, then explores the state space of this model completely to check the circuit if it meets some property. The approach is highly automatic: the user can simply provide a description of the circuit implementation and the property to be checked, while the system does the rest.
Using binary decision diagrams (BDD) [3] and partitioned transition relations [4] to represent the FSM model's transition graph and sets of states, Burch et al. proposed a new model checking method called symbolic model checking, which can speed up the exploration of state space dramatically. It has been applied to check an example design with approximately 5 x
In older to apply the algorithm to practical circuit design, we need transform the circuit design to a FSM model. Deharbe defined operational semantics of a verificationoriented subset of VHDL, and developed a mixed FSM model to treat synchronous and asynchronous circuits in VHDL description. In this model, a state represents a point in the simulation where the current statement of all processes stops at a wait statement. In comparison with the method of [6] , in which a state represents a point where the current statement of each process is any statement, Deharbe's model makes great improvement in memory size.
However, Deharbe's model is still too complex, especially to represent synchronous circuits. For example, though some wait statements have no relation to the 'global clock' arid some concurrent assignment statements are also combinational, they are all denoted by state transitions in that model. It will result an incredible verification of synchronous circuits. Thus, a further improvement on the FSM model and modeling algorithm is still imperative.
states [ 5 ] .
In this paper, we defined a new FSM model for synchronous circuits, and proposed a new modeling algorithm based on clock cycle. Our improvement can be found in two aspects: First, we eliminated the transition function of variables and signals that don't relate to clock from the new model; Second, we removed the signal previous value, because it is no use in our model. The principle and process of our method is organized as follows.
Section 2 introduces some preliminaries, including the definition of target model -FSM. After giving the problem formulation in Section 3, we present the elaboration and composition algorithm of the new model in Section 4. Section 5 gives the complexity analysis for the two models. and some experimental results. Finally we provide some conclusion of our approach.
Preliminaries

Synchronous Sequential Circuits
In a synchronous sequential circuit, it must have a system clock. The inputs are introduced into the circuit to processe sequentially, and to generate outputs by the controlling of the system clock. That is, the external events are synchronized with the internal clock.
The Finite State Machine Model
Definition 1: The finite state machine is modeled by means of atomic propositions, so that is possible to process it with Boolean operations(B = (TRUE, FALSE) denotes the usual Boolean domain). According to the synchronous behavior, we can define a model M = (S, I, 0, s,,, TF, OF) of a synchronized finite state machine, as follows:
S is a power of B, that represents the states of the machine, S = B"", and sI, s2, ..., s,,,~ are the corresponding state variables. There is an implicit synchronous clock for each rfand oJ that means state or output can only be changed when the clock pulses occur. 3 Problem Formulation VHDL [9] is a very complex language, the models that capture all the features are almost inherently not applicable to produce design automation tools. Considering our target model, we restrict to subset of VHDL such that design descriptions can be mapped to finite state representations. That is, objects must be of a finite type (no access nor file types, no unconstrained arrays, no generics) and quantitative timing information is not accepted (no afrer clauses in assignment statements, no for clauses in wait statements).
Definition 2:
In order to reduce the space size of the FSM model, we furtherly restrict the circuit design type to synchronous circuils. That is, the VHDL description must have a 'global clock' and if a process or concurrent statement has no relaticn to the 'global clock', it must be a combinational part. In that case, we can only care the sequential parts of the circiuls, and reduce the combinational parts in our process of elaborating the FSM model.
The meaning of modeling in this paper is as follows: Given a synchronous sequential VHDL design D, an FSM model M can be elaborated. The requirement put on A4 is that it has the same observable behavior as D. ' Observable behavior' means that the response of outputs of M to stimuli on its inputs should be the same as the response of the output ports of D to values of its input ports. The behavior should be considered at the level of the clock cycle.
Modeling Algorithm
As we know, process statements are the atomic components of a design entity, and any VHDL concurrent statement that is not a block statement has a corresponding equivalent process statement. So we can decompose the transformation of any VHDL design unit to the FSM model by two steps:
1. Sub-FSM elaboration, that associate an FSM model to each VHDL process statement or equivalent concurrent statement within some declaration environment; 
Sub-FSM elaboration
It is quite clear that the input, output, and state variables of the Sub-FSM that corresponds to a process statement should be elaborated from the signal read, the signals assigned, and the variables declared in the process statement. State transition and output functions should be elaborated from the assignments to variables and signlas. The initial state should correspond to the initial values of the process variables.
However, assignment statements in process are executed sequentially and thus are dependent of each other: the source expression of an assignment, as well as the condition of a conditional statement, depends on the previous variable assignment. While state transition functions and output functions occur simultaneously (parallelly) and are indeppendent in the FSM model.
The following gives the outline procedure of the sub-FSM elaboration.
M v i n ? Wait Wements,
If a wait statement doesn't contain 'global clock'. it must be combinational wait statement (not a strict sequential wait statement), this wait statement has no contribution to the behavior of synchronous circuits. Thus it can be neglected when we only focus our attention on the behavior of synchronous circuits.
2. -i bl e Wait Statements.
M e r deleting all the reducible wait statements. the process will keep the wait statements that contains 'global clock', or will have no wait statement.
In the first case, as long as a variable or signal assignment appeared in this process is related to the wait statement, it will be related to the 'global clock' and contribute to the state space, otherwise, the assignment is combinational. If the number of the remnant wait statements is more than one, we merge all the irreducible wait statements to one called merged wait statement.
In the second case, all the variables or signals will be reduced in the following section because they don't contribute to the state space.
R e s o l v " & w s
Distinguishing the occurrences of variables in expressions that depend on some previous assignment executed in the same simulation cycle (called reducible occurrences) from the occurrences of variables whose current value has been assigned at a previous simulation cycle (called irreducible occurrences).
h -
Transform the graph of the process transition statement into an execution tree. The root of the execution tree is the initial vertex. Each vertex on a path is either an assignment or an ifstatement, and each path in this tree represents one possible execution of the statements in one zone.
G -
Diagram for EacLAs&d
In the: simplified execution tree, assignments to objects (signals or variables) are independent of each other. Thus, in order to determine their characteristic function, it is sufficient to create, for each assigned object 0, a copy of this tree and to remove all vertices that contain assignments to other objects to get a simple decision diagram that gives the value assigned to 0.
. .
Obiects.
6. &&e FSM model.
Every signal or variable of a process statement part, that has not been eliminated, elaborates a implicit BDD expression from its decision diagram.
Initial values of the elaborated signals or variables elaborate the initial state.
Decision diagrams associated to the elaborated variables elaborate the transition function.
Decision diagrams associated to the elaborated outputs elaborate the output function.
Sub-ISM Composition and Reduction
After elaborated FSM models from all process statement or equivalent concurrent statement, the next work is to compose all the sub-FSM to obtain the FSM model of the VHDL design entity. The following gives the composition mechanism:
. . M F I I , SI, 01, sol, TFI, OFI' and M2=% s2, 0 2 , ~0 2 SluS2, sol"s02, TFI xTF2, OF,xOF2> , where U is the union operation, and is the concatenation, and x is the product operator.
h a l l e l camp-
2.
For the FSM that elaborated from the statement part of the architecture body, we should adjust the FSM model according to the ports and signals of the corresponding entity declaration. Let M, = < I,, S, , O,, sour TF,, OF 
3.
Now, not all the state variables in the macro-FSM model are related to 'global clock'. We can divide all the. state variables into two classes. One are all the signals and variables that relate to the 'global clock' and do have contribution to the state space of FSM model belong to class one; the other are the signals and variables that have no relation with the 'global clock' belong to class two.
The signals or variables of class two are combinational in synchronous circuits, so if they are not output signals, we can delete them by substituting them with their decision diagrams. Through this operation. we eliminate the combinational part of synchronous circuits and move them to the output functions and transition functions.
Model Analysis and Experimental Results
Model Analysis
FSM model serves the basis of model checking and its size determines whether or not the formal method can be used in a wider field. Therefore, a good measure to evaluate the complexity of the model is the Boolean variables needed to encode the state variables and output variables of the model. From the model complexity analysis. we can see that q is lessp and 1 is less than n, and the miexed model has a itein prev(s), so the new model has great improvement in the number of state variable.
Experimental Results
We have applied the improvement model and its algorithm described above in our model checker for synchronous sequential VHDL design. The following tablle gives some experimental results, and compare with t'he results of synchronous and asynchronous mixed FSM model. S-Model is the FSM model of synchronous circuits, while M-Model is the mixed FSM model of synchronous and asynchronous circuits. The first column gives the circuit name. Traffic Light Controller is obtained from [lo], daisy arbiter comes from [l 11, and priority arbiter is obtained by removing the token ring in the daisy arbiter. The fourth column shows the CPU time to compute the set of reachable states (reachability analysis). The fifth and sixth colunins show the number of possible states and the number of reachable states from the initial states. In this paper, we restrict our FSM model to synchronous circuits and utilize features of synchronous circuits to reduce the state space and BDD node number of our model. In many application examples, formal methods fail because the size of state space of FSM model runs out of memory. So although our model can only be used in the formal method of strict synchronous circuits, it decreases greatly in state space and can be used in more large-scale circuits. 
